<?xml version="1.0" encoding="UTF-8"?>
<urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1">
<url>
<loc>https://chipdesignreview.com</loc>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>daily</changefreq>
<priority>1</priority>
</url>
<url>
<loc>https://chipdesignreview.com/sections/advanced-node-challenges</loc>
<lastmod>2026-09-23T03:16:05.601Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.5</priority>
</url>
<url>
<loc>https://chipdesignreview.com/sections/physical-design</loc>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.5</priority>
</url>
<url>
<loc>https://chipdesignreview.com/sections/timing-closure</loc>
<lastmod>2026-09-23T03:16:30.905Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.5</priority>
</url>
<url>
<loc>https://chipdesignreview.com/authors/estelle-s-rensen</loc>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.4</priority>
</url>
<url>
<loc>https://chipdesignreview.com/authors/julian-adeyemi</loc>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.4</priority>
</url>
<url>
<loc>https://chipdesignreview.com/authors/marcus-okafor</loc>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>weekly</changefreq>
<priority>0.4</priority>
</url>
<url>
<loc>https://chipdesignreview.com/posts/die-to-die-interface-physical-implementation-for-ucie-compliant-designs</loc>
<image:image>
<image:loc>https://mcxtywzsmeezbwapdahq.supabase.co/storage/v1/object/public/canvas-images/ab1f7d7e-d58e-4aef-ad14-68ba3860c8fe/canvas/22e3d644-e40e-4afc-b736-1116a019cbfe/generated/c01e4444-319c-4ac4-bd6c-4ddb84a48315.png</image:loc>
</image:image>
<lastmod>2026-09-23T03:24:19.807Z</lastmod>
<changefreq>monthly</changefreq>
<priority>0.7</priority>
</url>
<url>
<loc>https://chipdesignreview.com/posts/pocv-vs-aocv-derating-in-timing-sign-off</loc>
<image:image>
<image:loc>https://mcxtywzsmeezbwapdahq.supabase.co/storage/v1/object/public/canvas-images/ab1f7d7e-d58e-4aef-ad14-68ba3860c8fe/canvas/22e3d644-e40e-4afc-b736-1116a019cbfe/generated/58d42436-35da-4ec4-a01f-43029a8b8071.png</image:loc>
</image:image>
<lastmod>2026-09-23T03:16:30.905Z</lastmod>
<changefreq>monthly</changefreq>
<priority>0.7</priority>
</url>
<url>
<loc>https://chipdesignreview.com/posts/backside-power-delivery-network-integration-in-physical-design</loc>
<image:image>
<image:loc>https://mcxtywzsmeezbwapdahq.supabase.co/storage/v1/object/public/canvas-images/ab1f7d7e-d58e-4aef-ad14-68ba3860c8fe/canvas/22e3d644-e40e-4afc-b736-1116a019cbfe/generated/87fcd04e-d36f-4778-b895-38de5028efcc.png</image:loc>
</image:image>
<lastmod>2026-09-23T03:16:05.601Z</lastmod>
<changefreq>monthly</changefreq>
<priority>0.7</priority>
</url>
</urlset>
