POCV vs AOCV Derating in Timing Sign-Off
Why a design choice between three derating methods matters at advanced nodes.
Yeonok Hwang
Staff Writer, Signoff & Verification
Yeonok holds an MS in electrical engineering from KAIST and spent seven years in signoff engineering roles focused on design rule checking and parasitic extraction before transitioning to full-time technical writing in 2019. Her coverage centers on DRC closure strategies, foundry rule deck interpretation, and the growing complexity of signoff at leading-edge nodes.
1 story
Why a design choice between three derating methods matters at advanced nodes.